FE8151 - Mixed-signal integrated circuits and embedded systems


Examination arrangement

Examination arrangement: Oral examination
Grade: Passed / Not Passed

Evaluation Weighting Duration Grade deviation Examination aids
Oral examination 100/100 1 hours F

Course content

FE8151 includes 3 modules. The students choose two of the modules for in-depth focus, but must follow all modules in the course:

I Analog CMOS 3

II Low power / Low energy integrated circuit techniques

III Runtime configurable embedded systems.

I Analog CMOS 3

Course content

Fundamental limits for low-voltage/low-power analog design, device modeling, biasing, design of amplifiers and other building blocks for low-voltage/low-power operation.

Responsible: Trond Ytterdal

II Low power / Low energy integrated circuit techniques

Course content:

Modelling, simulation and design principles for low power / low energy CMOS integrated circuits at circuit and system levels. Examples of state-of-the art integrated circuits and systems having functional diversification in "More-than-Moore" technologies.

Responsible:Snorre Aunet

III Runtime configurable embedded systems

Course content

Techniques for runtime reconfiguration of Field Programmable Gate Arrays (FPGAs), Application Specific Integrated Circuits (ASICs) and Software (SW). Techniques for prediction of upcoming system requirements. System Scenario-based design.

Responsible:Per Gunnar Kjeldsberg

Learning outcome

Learning outcome

I Analog CMOS 3:


The candidate has:

- broad knowledge on design of analog CMOS circuits

- in-depth knowledge on advanced techniques for design of low-voltage/low-power analog integrated circuits in CMOS technologies.

- specialized knowledge of advanced design methodologies


Candidates can:

- design of low-voltage/low-power analog CMOS circuits

- use professional software tools for design and simulation of analog CMOS circuits

General competence:

The candidate can

- use advanced software tools and scripting

II Low power / low energy integrated circuit techniques:

Learning outcome


The candidate has: - broad knowledge of the mechanisms influencing important metrics like delay, power-

and energy consumption in CMOS integrated circuits.

- knowledge about design of ultra low power integrated circuits and systems

- knowledge about state-of-the art low power / low energy circuits and systems.

-Knowledge about technology trends, through international technology roadmaps and



The candidate can:

- augment his / her skills in integrated circuit design by exploiting advanced knowledge

about integrated circuit technologies.

  • Acquire advanced knowledge about future technologies augmenting CMOS.

General competence:

The candidate can:

- make presentations on selected topics

- present selected topics in a clear way.

III Runtime Configurable Embedded Systems

Learning outcome


The candidate has:

- specialized knowledge of techniques for runtime reconfiguration of hardware and software platforms.

- in-depth knowledge of techniques for requirement prediction.

- broad knowledge of the system scenario-based design principles and applications.


Candidates can:

- evaluate where and how runtime reconfiguration is a viable solution for embedded systems.

- implement scenario-based design techniques in real-life applications.

General competence:

The candidate can

- put the course topics into a broader technological, economic / business, social, and ethical context.

Learning methods and activities

Colloquia, lectures and lab exercises. The students choose two of the modules for in-depth focus, but must follow all modules in the course.

Further on evaluation

The Exam will focus mainly on the two topics the students have chosen as in-depth focus.

Specific conditions

Admission to a programme of study is required:
Computer Science (PHCOS)
Electronics and Telecommunication (PHET)

Required previous knowledge

prerequisites for "Analog CMOS 3": TFE4187, TFE07, or similar.

prerequisites for "Low power / low energy integrated circuit techniques: TFE4152, TFE01, or similar.

prerequisites for "Runtime reconfigurable embedded systems": TFE4141, TFE4171, TFE02, or similar.

If there is any doubt as to whether prior knowledge requirements are met, in accordance with the specifically mentioned topics, contact the course coordinator before registration for the course.

Course materials

will be presented at the beginning of the semester.

More on the course



Version: 1
Credits:  7.5 SP
Study level: Doctoral degree level


Term no.: 1
Teaching semester:  SPRING 2024

Language of instruction: English, Norwegian

Location: Trondheim

Subject area(s)
  • Electronics
  • Electrical Power Engineering
  • Technological subjects
Contact information
Course coordinator: Lecturer(s):

Department with academic responsibility
Department of Electronic Systems


Examination arrangement: Oral examination

Term Status code Evaluation Weighting Examination aids Date Time Examination system Room *
Autumn ORD Oral examination 100/100 F
Room Building Number of candidates
Spring ORD Oral examination 100/100 F
Room Building Number of candidates
  • * The location (room) for a written examination is published 3 days before examination date. If more than one room is listed, you will find your room at Studentweb.

For more information regarding registration for examination and examination procedures, see "Innsida - Exams"

More on examinations at NTNU